Blood-glucose monitors, like many biomedical implants, must operate autonomously, integrate into small spaces, and remain inconspicuous to the body. The problem is that, while including a battery large enough to sustain a system through its entire life impedes integration, under-sizing its energy reservoir to fit into a miniaturized platform shortens operational life. Fortunately, harvesting energy saves space because the environment (not the device) stores the energy a system requires. Harvesters, however, generate little power per unit volume so implantable sensors must operate under stringent power constraints. For this reason, this paper presents a 1.3-W, 0.6-m CMOS currentfrequency (I-F) analog-digital converter (ADC). The differential, hysteretic-based ADC proposed uses nA-range input currents to set and compare voltage oscillations against a self-produced reference to resolve the input level an amperometric glucose sensor generates. The prototyped ADC ultimately draws 1.1 A from a 1.2-V supply to resolve 0-32 nA with 4.25 bits of accuracy at a sampling rate of 225 Hz, which relatively simple and well-understood circuit and layout modifications can improve accuracy to over five bits.
INTRODUCTION
Diabetes is a disease that undermines the body's ability to metabolize glucose, and affects 2.8% of the world's population today and 4.4% by the year 2030. 1 To control glucose levels in the bloodstream, treatment of the disease includes measuring blood-glucose concentration on a periodic basis. The benefit of such tight regulation of blood glucose is as much as 40%-75% reductions in related complications, 2 although increased prevalence of dangerously low blood sugars is also an unfortunate byproduct. 3 Currently, such monitors are commercially available, but the user must change the sensor approximately every three days, and wear an electronic reader in addition to any insulin pump the patient might use. 3 Such a maintenance schedule is not only emotionally taxing but also prone to oversights and, therefore, risks to the patient, which is why extending the operational life of blood-glucose monitors remains the subject of research today.
Inductively coupling power into the system is one way of bypassing the volumetric demands of a relatively large battery, except proximity to a powering source now becomes the constraint, as well as the frequency of such recharge cycles. The authors in Ref. [2] , for example, power a complete in-vivo blood-glucose monitoring system wirelessly from a transmitting source; for the system to operate, however, the external source must remain within 4 cm of the implant and undergo frequent recharge cycles. Harvesting energy from the immediate surroundings, rather than external devices, removes these proximity and frequency requirements from biomedical implants. 4 The challenge here is that, while harvesters derive energy from a virtually boundless source, they generate considerably low power levels.
A tiny battery, like a thin-film lithium ion (Li Ion), for example, can compensate for the harvester's irregularity, but not for its low power (because the battery must be small). In such a system, as Figure 1 illustrates, the Li Ion stores energy to supply on-demand power during times when the harvester is unable to harness sufficient energy. Still, because supplied power is low, the interface, processing, and telemetry components of the system cannot dissipate much power. Although wireless telemetry is normally the primary power constraint, implants do not communicate often, and when they do, interrogators are typically nearby (within cm's). The sensor-interface block, on the other hand, operates more frequently, if not continuously, because sugar levels can rise or fall at any time. In this regard, analogdigital converters (ADCs), which continually translate sensory inputs into digital form for subsequent processing and storage (i.e., memory), are central to operating under tight power constraints. [5] [6] [7] [8] Note that, without ADCs, processing and storing analog data require more power, as does transmitting more (unprocessed data).
This paper presents a proof-of-concept, currentfrequency (I-F) 0.6-m CMOS ADC that is able to resolve nA's to within five bits of accuracy while drawing 1.1 A from a 1.2-V supply. The input range that the proposed ADC receives corresponds to what amperometric sensors produce and the power level it requires to operate is within the range that energy-harvested systems can supply. 5 This paper also studies the impact of delays on linearity in frequency-based ADCs, which is currently absent in literature, to understand and improve the linearity of the ADC presented. The novelty of the presented technology is circuit topology: how two hysteretic comparators in differential mode and simple logic convert and compare input and reference currents into frequency. Ultimately, the driving feature is compactness, the benefits of which are low power and built-in compensation of delay errors inherent to voltage/current-frequency ADCs.
In introducing the circuit, Section 2 provides architectural context to describe the criteria used to converge on the topology proposed. Section 3 follows by detailing the theoretical operation and limitations of the ADC, leaving transistor-level design details for Section 4. Sections 5 and 6 then present and evaluate experimental performance and Section 7 draws relevant conclusions.
MICROPOWER ANALOG-DIGITAL CONVERTERS
Most state-of-the-art micropower ADCs reported in literature today convert analog signals into the digital domain with successive-approximation techniques. [9] [10] [11] [12] [13] [14] [15] For that, they typically incorporate digital-analog converters (DACs) in the form of binary-weighted capacitors. Unfortunately, however, since capacitors require space and power (to charge and discharge), and capacitance in these DACs increases by a factor of two with each additional bit, both die area and power increase geometrically with precision. Ultimately, the only way to combat these effects is to decrease the size of all scaled capacitors, which degrades the matching performance of the array and, therefore, limits the accuracy performance of the ADC.
In contrast, the size of the analog components in lowspeed architectures, [16] [17] [18] [19] [20] [21] [22] such as in sigma-delta ( , dual-slope, and voltage/current-frequency (V/I-F) converters, do not scale with precision, 16 so power and die area do not increase with each additional bit. As a result, since sensors normally monitor slow-moving signals, these ADCs are better suited for harvester-powered (i.e., powerconstrained) microsensors. Of these, V/I-F circuits enjoy additional advantages because they (i) are inherently monotonic, 17 (ii) naturally produce a serial digital stream that a radio can use without further processing, 17 (iii) embed an integrator that filters noise, 18 and if processed differentially, (iv) generate time-domain signals that are relatively insensitive to ripples in the supplies (because processing voltages and currents in differential mode cancels common-mode variations).
However, nonlinearities in the voltage-controlled oscillator (VCO) that reported V/I-F ADCs employ typically limit linearity performance. Therefore, to improve linearity, 16 employs negative feedback with an amplifier and a DAC, which consume power. 21 similarly relies on negative feedback to linearize the response of a bulkdriven CMOS ring oscillator by dynamically adjusting its supply voltage. Reference [21] , on the other hand, limits the input signal range to only a few hundred mV's, which constrains the functionality of the ADC.
A fundamental issue with V/I-F ADCs is that delays across the circuit, which are inherent, constitute timedomain errors. In other words, high linearity requires delays to be considerably shorter than the shortest oscillation period. The problem with this requirement is that reducing delay amounts to increasing the speed (i.e., bandwidth) of critical blocks in the system, which normally means higher power consumption. As such, because low power means delays are a considerable fraction of the shortest oscillation period, understanding the impact of delays on linearity is critical in W systems.
PROPOSED MICROWATT CURRENT-FREQUENCY ADC
Frequency-based ADCs generally match the low-power and low-speed requirements that harvester-powered amperometric glucose monitors impose. More particularly, because glucose sensors ultimately generate a current, directing input current into the capacitor of a ramp-based oscillator converts current into frequency directly, which means current-frequency ADCs of this sort need not include additional power-consuming stages to condition the input. What is more, the integrating capacitor inherent in these ADCs filters unwanted noise. Unfortunately, circuit delays, which are time-domain errors, are prevalent in these W (i.e., bandwidth-limited) systems. For this reason, the current-frequency ADC proposed in Figure 2 attempts to match and cancel (rather than shorten) the delays across the input oscillator with those of a reference. The basic idea here is to count how many oscillations the input path experiences across a reference conversion time T REF . Accordingly, output count D O is both proportional to i I and independent of delays, if delays in the two paths match.
Operation
More specifically, input and reference hysteretic comparators CP I and CP R toggle v F I and v F R when currents i I and I R raise and lower capacitor voltages v C I and v C R to the comparators' window limits. Tripping CP I and CP R changes the connectivity of switches SW I and SW R to reverse the direction of i I and I R , thereby reversing the ramps v C I and v C R carry. As a result, both loops oscillate back and forth as v C I and v C R ramp up and down to CP I and CP R s upper and lower window limits, as Figure 3 illustrates. To ensure CP R switches faster than CP I , I R is, by design, greater than the highest possible i I and, to ensure both loops emulate one another in every other respect, CP I and CP R are identical, as are C I and C R . Because i I is an indirect measure of glucose level, i I changes so slowly that i I is, for all practical purposes, constant over the ADC's entire sampling period, which is T REF in this case. Accordingly, steering i I into and away from C R in alternate cycles ramps v C I up and down across CP I 's hysteretic window V H I at equal rates, so v C I s rise and fall times t R I and t F I equal and total input period T I is
where
The system similarly sets a reference period T R from which to establish reference time T REF :
where C I equals C R and I R is greater than i I (by design), so T R is shorter than T I . The reference path then counts 2 N (e.g., 32 in this case) instances of 
where the floor function describes the counter's quantizing effect when rounding down to the nearest integer.
To ensure D O is independent of previous conversions, v C R and v C I must be in phase when the counters start. Otherwise, allowing the counters to start at T REF (in Fig. 3 ) might shift the counting point in time just enough to alter the number of times the input path counts T I in v F I . Accordingly, the system holds v C R at V Note that each oscillator is also a sigma-delta ( structure. From a perspective, switches SW I and SW R , which constitute one-bit DACs, mix input currents i I and I R with feedback signals v F I and v F R to generate error signals (which emulate the role) for C I and C R to integrate (to perform the function). CP I and CP R then quantize (i.e., digitize) the integrated error signals and the counters decimate them. Notice, however, that synchronizing v C I and v C R in the way described earlier removes the first-order noise-shaping feature normally inherent to these circuits. 16 
Conversion Accuracy
Barring other non-idealities, conversion accuracy, as with any ADC, hinges on the reference. Current reference I R must therefore resist variations in supply voltage, process parameters, and temperature. For this reason, design engineers typically incorporate power-supply-rejection (PSR) and temperature-compensation circuits into a bandgapbased Ref. [23] . Cascoding the reference and preregulating its supply (to increase the impedance to the supply) are typical in this regard, as are trimming (i.e., calibrating) and compensating for first-and second-order temperature-drift components in the output. 24 Fortunately, the surrounding environment of the glucose monitor is the human body, so temperature variations are small. Still, sensor current i I ages, which is to say i I , or for all practical purposes, I R drifts over time. As a result, a trimmed low-power reference for I R is necessary and therefore included in the prototype developed. The system, however, should calibrate I R periodically to compensate for i I s aging effects. For applications that suffer from wider temperature variations, the 6.7-nW, 165 ppm/ C bandgap-based reference of Ref. [25] may be sufficient.
Loop-Delay Error
After the reference, the most significant source of error is the mismatch in the number of delays T I and T R introduce across T REF 
where 
which is why the difference between the ideal and actual values of the output, that is, word error D E is lowest at the extreme ends of the input range, as Figure 4 corroborates:
The maximum error, as a result, occurs towards the middle of the range. Even with comparator delays as low as 1.56% of T R , mismatch error in D O (for a five-bit system) is still 0.5 LSB. Unfortunately, reducing the delay across the comparator requires additional quiescent power, which is difficult to justify when a harvester only supplies W's. Although not as important, note that, even at the extremes, when errors disappear, t D still extends conver-
Delay-Error Compensation
Literally, a delay t d across the loop keeps SW I from reversing the direction of i I into C I when v C I reaches CP I s upper and lower window limits. As a result, v C I , in practice, rises above and falls below CP I s upper and lower thresholds V + T I and V − T I , as Figure 5 illustrates. In other words, CP I 's hysteretic window effectively increases (to V H I ). However, because CP R suffers from the same (matched) delay, CP R s window also increases (to V H R ') and the ADC still miscounts how many T I s fit in one T REF when i I is between its extreme values (e.g., three instead of six in Fig. 5 ). 
so rearranging (8) to solve for t H I and imposing (9)'s design objective for T I implies that
Since t H I lets i I slew C I s v C I beyond V H I in both directions, v H I reduces to (12) Note, however, the absolute values of t d , C I , and R COMP vary independently with process, which means R COMP requires calibration. Still, the benefit of this form of correction is reducing power because decreasing the actual delay across the comparators requires additional quiescent power, which is often unacceptable in powerconstrained systems like the harvester-powered glucosemonitor implant envisioned in this research.
CIRCUIT DESIGN

System Requirements
Monitoring and correcting the sugar level in the body accurately requires a sensitivity of 2 mg/dL across a range of 20 to 600 mg/dL, or about eight bits of accuracy. 26 However, five bits accommodates an accuracy of 10 mg/dL across dangerously low and high extremes, from 20 to 340 mg/dL, offering considerable (and practical) value to the patient. Accordingly, the ADC must resolve the current that a miniaturized amperometric glucose sensor generates, which is typically in the range of 1 nA to 1 A, 2 which in this case can reach up to 31 nA with five bits of resolution. Similarly, because miniaturized kinetic harvesters can generate less than 10 W, 27 the design aims to dissipate around 1 W. As alluded earlier, the time constant associated with glucose variations in the body is on the order of minutes, 26 so over-sampling the system at around 100 Hz is sufficient. To meet these requirements, as summarized in Table I , the following subsections describe the design of a 0.6-m CMOS proof-of-concept prototype IC when supplied from a 1.2-V source.
Current-Frequency (I-F) Converter
To match the input path to its reference as much as possible, their oscillating current-frequency (I-F) converters share the same design, which is the one Figure 6 
Quantizing Hysteretic Comparator
The main features of the quantizing comparator are hysteretic thresholds, low power, and short delay. To detect when capacitor voltage v C rises above upper threshold limit V + T , sub-comparator CP A 's output in Figure 7 transitions high to set the S-R latch it drives. The latch, which ultimately determines the output of the overall circuit, ignores CP A 's falling transition, which means CP A only detects a rising v C . Conversely, sub-comparator CP B transitions high when v C falls below lower threshold V − T to reset the latch, and the latch ignores the other transition.
For speed (i.e., high bandwidth), which is to say for short delays, CP A and CP B fold and combine differential input currents in push-pull fashion into a single highimpedance node. The positive feedback action of the latch then accelerates (i.e., regenerates) transitions to further improve the circuit's overall speed. 28 Also for speed, at the cost of matching (input-offset) performance, all transistors have minimum channel lengths. Finally, to keep power dissipation low, all transistors operate in sub-threshold. In the end, the entire circuit draws 50 nA from a 1.2-V supply to exhibit a nominal delay of 7 s.
Trip-Point Generator
The first objective of the trip-point generator is to set CP R 's static threshold voltages. Notice the amplifiers absorb offsets between corresponding source and sink currents I H , I R , and i R , albeit with a relatively minor penalty in offset voltage across input pairs M P1 -M P2 and M N1 -M N2 . R H is a 10-M on-chip resistor that occupies 340 × 280 m 2 and sets, together with I H , V H R to roughly 100 mV. The absolute value of V H R does not matter, though, as long as CP I also incorporates V H R into its hysteresis, which is the case here because V H I is V H R plus v H I . R COMP , however, as mentioned earlier, requires calibration, so for proof-ofconcept and testability purposes, R COMP is off chip in this design. In the end, the circuit draws 62-94 nA across i I 's 0-32 nA range.
Bias-Current Generator
The current generator in Figure 9 generates I R and all bias currents in the system. Here, current mirror M 3 -M 4 ensures M 1 and M 2 conduct the same current so only the width difference between M 1 and M 2 can establish and impress a V GS across R PTAT that, because M 1 and M 2 are in sub-threshold, is proportional to thermal voltage V t , that is, proportional to absolute temperature (PTAT). However, since the sensor is in the human body (i.e., in vivo) and power dissipation is low, temperature is practically invariant. Operationally, M 6 , M 7 , and M 8 steer current into the generator when the circuit is off to ensure M 3 and M 4 's positive feedback keeps the loop latched in the desired operating state. M 3 -M 4 's RC filter attenuates the feedback gain at higher frequencies so noise does not induce inadvertent transitions in the circuit. R PTAT is off chip for tuning purposes only, to set I R to 32 nA precisely via a 3.2 current mirror-ratio gain. In the final implementation, MOS long-and thin-channel triode resistors in sub-threshold can ultimately implement R PTAT and all other mega-and giga-Ohm resistors. 29 Conventional trimming circuits and algorithms 24 would then calibrate R PTAT to ensure I R is 32 nA. 
EXPERIMENTAL RESULTS
The prototyped 0.6-m CMOS current-frequency (I-F) ADC IC occupies roughly 2.76 mm 2 of the 2 35×2 3-mm 2 die shown in Figure 10 . The die is larger than required by the ADC to accommodate several test pins. To test the system, an off-chip 0-32-nA current source supplied i I by ramping slowly from 0 to 32 nA in 0.1 nA steps. For calibration, off-chip, user-defined resistors R PTAT and R COMP tuned I PTAT to 32.0 nA at room temperature and D O to 16 when i I was 16 nA, halfway across i I 's 0-32-nA range. On average, across six chips, as Table II also tabulates, the worst-case power consumption was, as expected, when i I was 32 nA (at 1.34 W). The reference oscillator cycled through T R in 139 s, on average, and through reference/conversion time T REF in 4 .448 ms, so the maximum possible sampling rate was 225 Hz, which meets the performance targeted in Table I . With respect to accuracy, as Figure 11 
RANDOM ERRORS
While half of the ICs tested were accurate to five bits with ±0.5 LSB of DNL and ±1 LSB of INL, as originally targeted, the others were not. This discrepancy highlights a weakness in the design. Further scrutiny of the errors reveals that uncorrelated random mismatches in comparators CP I and CP R and trip-point generator TP VT introduce a considerable offset between input and reference periods T I and T R that the compensation network fails to correct. Consider random mismatches between bias currents and transistors inside each comparator ultimately refer back to the input as an offset voltage, which random mismatches in the trip-point generator further aggravate. As a result, comparator trip points shift in relation to the other, and so do the oscillating periods they define in the proposed current-frequency ADC of Figure 2 , which is equivalent to saying T I includes a random, uncorrelated delay component t * d that T R does not, or vice versa, or 
and
where T I is the time v C I requires to cross V H I up and down, or 2C I V H I /i I , plus comparator delay and random delay mismatch times t d and t * d . As such, T E and D E increase with i I , as the experimental results of Figure 11 exhibit and the simulation results of Figure 12 corroborate for various comparator delay mismatches. Figure 12 also shows that the errors disappear when R COMP accounts for ± t * I . Notice errors also disappear when i I is 0.5I R , but this is only because the tuning point for R COMP was at that setting.
The fundamental weakness in the design is transistor mismatch. Short channel lengths in comparators CP I and CP R and trip-point generator TP VT , for example, account for a substantial offset component in CP I and CP R 's threshold points. Mismatches in the currents that define V H I and V H R inside TP VT further compound the problem.
Generally, many devices in the system should match considerably well, yet actual dimensions and layouts in the prototyped IC were (as a result of schedule constrains) not optimal for the task. Accordingly, increasing channel lengths and improving the layout of all critical transistors (with cross-coupling and common-centroid techniques and peripheral dummy devices) would improve accuracy performance. Designing an architecture that relies on fewer transistors also improves accuracy, by for example, (i) time-multiplexing sub-comparator CP A in Figure 7 (i.e., CP I and CP R so it functions as both CP A and CP B , (ii) eliminating the differential amplifiers from the tripgenerator circuit and connecting both hysteresis and compensating resistors R H and R COMP along with their corresponding bias currents in series with V − T 's M NREF in Figure 6 to derive V + T R and V + T I directly, and so on. Note that simplifying the trip-generator circuit as just described is a better solution because it reduces power and silicon area and improves performance at no expense. Trimming comparator delay mismatch t * d directly would also eliminate the problem, albeit at the cost of test time in a production environment. Regardless, keeping the maximum error below 0.5 LSB amounts to maintaining mismatch error in t d below 1/2 N+1 , or for a five-bit system, below 1.56%, which longer channel lengths and careful layout alone should achieve. 28 Comparing the proposed technique with the state of the art is not straightforward because the prototype built suffered from significant shortcomings in the implementation. For one, resizing transistors for improved matching performance, adopting better layout techniques, and removing the amplifiers from the trip-generator circuit would improve accuracy considerably. Plus, eliminating the two amplifiers would reduce power and area, and using a technology with a finer pitch would increase speed and also reduce area. As a result, measured accuracy and speed do not compare favorably with the state of the art, as Table III shows. In the end, the fundamental feature of the topology proposed is compactness, the advantages of which are low power and built-in delay-error compensation. Accordingly, even with two unnecessary amplifiers in the trip-generator circuit, power was as low as in Ref. [30] at 1.3 W. In other words, although measured accuracy performance is not on par with the state of the art, a better implementation of the presented technique would be.
CONCLUSIONS
This paper presents, discusses, evaluates, and validates how the 0.6-m CMOS current-frequency (I-F) analogdigital converter (ADC) proposed can resolve 0-32 nA with five bits of precision at a sampling rate of 225 Hz while only dissipating 1.3-W (for a figure of merit of 182 pJ/level). The circuit achieves this performance by setting and comparing input-defined oscillations against a self-produced reference to resolve what input level an amperometric glucose sensor can generate. The importance of only drawing 1.1 A at 1.2 V is that it falls within the power range that ambient kinetic and light-energy harvesters, miniaturized fuel cells, and beta-voltaic (nuclear) microbatteries produce. 32 The crux of the design is mitigating the tradeoff between power and performance, which is why the proposed ADC compensates for delay errors, which this paper proves is the dominant source of error in the system. While the prototyped proof-of-concept design produced 4.25 bits of accuracy, increasing channel lengths and optimizing the layout for matching performance with well-known techniques should improve accuracy to five bits, if not more. Ultimately, the benefit of the proposed technology is the ability to miniaturize (or equivalently, extend the life of) continuous in-vivo blood-glucose monitors, because small batteries exhibit short life times and large ones are invasive to the body. Inductively coupled power is appealing, but periodic recharge cycles are cumbersome to the patient. Harnessing energy from the surrounding environment is therefore an appealing alternative, but the power levels they generate are in W's, which is where the proposed ADC offers a significant edge, because an ADC in a microsensor usually dissipates considerably more energy than other blocks in the system, and the ADC presented here only requires 1.3 W.
